


Advanced process technologies for sub-10nm patterning

April 21, 2017

Gert Leusink
Director, Thin Films Process Technology & Integration
Sr. Member Technical Staff
TEL Technology Center, America, LLC




Contents

- Technology trends
- Patterning challenges and approach
- Process technology examples
- Summary




Technology trends

Technology trend




Vertical utilization is the key approach towards sub-10nm generation

Scaling trend



Complex and fine patterning technology is required for further scaling

TEL's work on immersion extensions




TEL has been contributing to develop evolutonal patterning technologies

Patterning challenges and approach


Patterning challenges to EPE

SAQP




(EPE: Edge Placement Error)

Line cutting with LELELE



Final pattern



$$EPE = f(\text{CD variation, Pattern OL})$$



Mandrel, spacer, cuts
Traditional sources of CD variation
Roughness




Previous pattern
Cuts to the grid
Cuts to each other


EPE control is critical for further extension

Various challenges


CD Variation




Line roughness
(LER/LWR)



Pattern profile
(leaning)




Etch clogging




Loading effect


Overlay



Alignment of
cut/block to grid




Alignment of via
to metal lines



Alignment of holes
at multiple LE

Numerous factors impact EPE

Patterning paradigm towards placement accuracy



The paradigm is expanding to self-alignment and bottom up approach






Patterning challenges and approaches

	Typical scheme	Challenge	Potential approach
Grid formation	SADP SAQP	LER, LWR, local CDU	<ul style="list-style-type: none"> Etch smoothing (DCS) Spacer reshape
		Spacer leaning	<ul style="list-style-type: none"> Dep / cure and trim
		Cost	<ul style="list-style-type: none"> PR mandrel
Cut / Block	LEx	CD, CDU, CER	<ul style="list-style-type: none"> Healing, shrink
		Alignment with grid (within layer)	<ul style="list-style-type: none"> SAB
		Cost and complexity mitigation	<ul style="list-style-type: none"> EUV
Via formation	LEx	CD, CDU, CER	<ul style="list-style-type: none"> Healing, shrink
		Alignment with metal lines (inter layers)	<ul style="list-style-type: none"> FSAV
		Cost and complexity mitigation	<ul style="list-style-type: none"> EUV
New process development		Atomic level process	<ul style="list-style-type: none"> ALD / ALE
		Bottom up lithography	<ul style="list-style-type: none"> Selective deposition

Today's presentation

Process technology examples


Self-alignment through etch selectivity



Self-alignment of cut/block is enabled by SAB, using etch selectivity


Placement margin improvement by SAB

Conventional



Lithography OL is restricted to be within 6nm (regardless of 193i or EUV)

SAB




Lithography OL limit will be covered within the margin

Placement margin of hard mask is 3 times relaxed


Flexibility of material selection for SAB

Potential material combinations

Case #	Mandrel (A)	Spacer (B)	Fill (C)
1	a-Si	MeOx	SOG
2	SiN	Oxide	SOC
3	a-Si	Oxide	SOM






SAB demonstration (case 2)






Various material combinations can be implemented
Combination of non-metal materials is demonstrated

ALD technology (SiO_x)



Uniform film coverage by ALD using self-limited half reactions



ALE technology (AlOx)



Min *Microelectronic Eng.* 110 (2013) 457–460

Anisotropic quasi-ALE of AlOx by self-limited half reactions

ALD CD shrink



Controllability

L : S	1:1	1:3	1:5	CD shrink uniformity across wafer
Initial				<p>CD shrink uniformity(3σ): 1:1=0.87nm, 1:3=1.07nm, 1:5=1.06nm</p> <p>CD bias (nm)</p> <p>Radius (mm)</p> <p>1:1 1:3 1:5</p>
Line CD	47.67nm	50.83nm	50.76nm	
Post ALD				
Line CD	53.61nm	57.27nm	57.15nm	
CD bias	5.98nm	6.41nm	6.30nm	→ CD loading by density : 0.43nm


Pattern density impact

Uniform CD shrink without CD loading is achieved


Bottom-up lithography

Selective deposition

Metal on metal



Dielectric on Dielectric



D : Dielectric
M : Metal


DSA

L/S pitch multiplication




x4 multiplication
capable at 30nm pitch

Hole pitch multiplication






x3 multiplication
capable at 30nm pitch




DSA : Directed Self-Assembly

Bottom-up lithography is enabled by self-alignment and self-assembly



Selective deposition: Metal on metal




X-TEM



EDX mapping




K. Tapily, AVS Focus Topic Selective Deposition, San Jose 2015



Deposition of Ru is demonstrated to grow on W only


Selective deposition: Dielectric on dielectric



K. Tapily, AVS Focus Topic Selective Deposition, San Jose 2015




Si substrate treatment:

- HDHD: Cyclical deposition and low-temperature plasma hydrogen (SPA H) treatment
 - Sustained H-termination on Si
 - Delayed ALD Al₂O₃ incubation



SPA H plasma is effective in suppressing Al₂O₃ growth up to ~5nm on Si and not on oxides

Area selective deposition by combining ALD and ALE




K. Tapily, AVS Focus Topic Selective Deposition, San Jose 2015

Note: Very good selectivity to SiO₂

ALD high K dielectrics followed by anisotropic ALE enables thin ALD sidewall spacers

Principal of pattern transfer with selective dep



In principle a pattern can be transferred up using some combination like this.

LER frequency and amplitude determined by process.

Rob Clark, ALD-2016

Pie in the sky for now, but more and more selective processes will be needed going forward

Summary

Summary

- 3D architecture and scaling are key requirements for sub 10nm generation
- EPE is the fundamental challenge for advanced patterning
- Patterning paradigm is expanding to self-alignment and bottom up approach
- TEL will continuously contribute to achieve evolutionary patterning technology

Patterning tool portfolio



**TELINDY
PLUS**



NT333™



Triase+™



**CLEAN TRACK™
LITHIUS Pro™ Z**



**Tactras™
Vigus™**



**Certas
LEAGA™**



CELLESTA™ -i



NS300Z

Acknowledgement


- Hidetami Yaegashi¹
- Masanobu Honda²
- Ben Rath sack³
- Mark Somervell³
- Kanda Tapily⁴
- Kyle Yu⁴
- Rob Clark⁴

¹Tokyo Electron Limited

²Tokyo Electron Miyagi Limited

³Tokyo Electron America, Inc.

⁴TEL Technology Center, America, LLC





TOKYO ELECTRON