

## Advanced process technologies for sub-10nm patterning

April 21, 2017

Gert Leusink

Director, Thin Films Process Technology & Integration

Sr. Member Technical Staff

TEL Technology Center, America, LLC



#### **Contents**


- Technology trends
- Patterning challenges and approach
- Process technology examples
- Summary



# Technology trends




### Technology trend




Vertical utilization is the key approach towards sub-10nm generation





Complex and fine patterning technology is required for further scaling





TEL has been contributing to develop evolutional patterning technologies



Patterning challenges and approach




## Patterning challenges to EPE


SAQP

(EPE: Edge Placement Error)

Line cutting with LELELE



Final pattern



EPE = f(CD variation, Pattern OL)



Mandrel, spacer, cuts
Traditional sources of CD variation
Roughness




Previous pattern
Cuts to the grid
Cuts to each other

EPE control is critical for further extension




### Various challenges


#### **CD** Variation




Line roughness (LER/LWR)



Pattern profile (leaning)




Etch clogging




(N. Kuboi et al, J Vac. Sci. Technol. A 31 (6), Nov/Dec 2013)

Loading effect


#### **Overlay**



Alignment of cut/block to grid



Alignment of via to metal lines




Alignment of holes at multiple LE

Numerous factors impact EPE



## Patterning paradigm towards placement accuracy




The paradigm is expanding to self-alignment and bottom up approach


# Patterning challenges and approaches

	Typical scheme	Challenge		Potential approach		
Grid formation	SADP SAQP	LER, LWR, local CDU	-	Etch smoothing (DCS) Spacer reshape		
		Spacer leaning	•	Dep / cure and trim		
		Cost	•	PR mandrel		
Cut / Block	LEx	CD, CDU, CER	•	Healing, shrink		
		Alignment with grid (within layer)		SAB	k	
		Cost and complexity mitigation	•	EUV		Today's
Via formation	LEx	CD, CDU, CER	•	Healing, shrink		presentation
		Alignment with metal lines (inter layers)	•	FSAV		
		Cost and complexity mitigation	•	EUV		
New process development		Atomic level process	•	ALD / ALE		
		Bottom up lithography		Selective deposition	ļ	

Process technology examples


## Self-alignment through etch selectivity





Self-alignment of cut/block is enabled by SAB, using etch selectivity

### Placement margin improvement by SAB




Placement margin of hard mask is 3 times relaxed


## Flexibility of material selection for SAB

#### Potential material combinations

Case #	Mandrel (A)	Spacer (B)	Fill (C)
1	a-Si	MeOx	SOG
2	SiN	Oxide	SOC
3	a-Si	Oxide	SOM





SAB demonstration (case 2)




Various material combinations can be implemented Combination of non-metal materials is demonstrated

## ALD technology (SiOx)









Uniform film coverage by ALD using self-limited half reactions

## ALE technology (AlOx)




Anisotropic quasi-ALE of AlOx by self-limited half reactions


#### ALD CD shrink



CD shrink mechanism



Controllability



Pattern density impact


Uniform CD shrink without CD loading is achieved




## Bottom-up lithography

#### **Selective deposition**

Metal on metal








D : Dielectric M : Metal

#### **DSA**

L/S pitch multiplication




x4 multiplication capable at 30nm pitch

Hole pitch multiplication




x3 multiplication capable at 30nm pitch





DSA: Directed Self-Assembly

Bottom-up lithography is enabled by self-alignment and self-assembly


## Selective deposition: Metal on metal









**EDX** mapping









Deposition of Ru is demonstrated to grow on W only


### Selective deposition: Dielectric on dielectric




SPA H plasma is effective in suppressing Al<sub>2</sub>O<sub>3</sub> growth up to ~5nm on Si and not on oxides

## Area selective deposition by combining ALD and ALE








ALD high K dielectrics followed by anisotropic ALE enables thin ALD sidewall spacers

## Principal of pattern transfer with selective dep



In principle a pattern can be transferred up using some combination like this.

LER frequency and amplitude determined by process.



Pie in the sky for now, but more and more selective processes will be needed going forward

# Summary



## **Summary**

- 3D architecture and scaling are key requirements for sub 10nm generation
- EPE is the fundamental challenge for advanced patterning
- Patterning paradigm is expanding to self-alignment and bottom up approach
- TEL will continuously contribute to achieve evolutional patterning technology

#### Patterning tool portfolio



## Acknowledgement

- Hidetami Yaegashi<sup>1</sup>
- Masanobu Honda<sup>2</sup>
- Ben Rathsack<sup>3</sup>
- Mark Somervell<sup>3</sup>
- Kanda Tapily<sup>4</sup>
- Kyle Yu<sup>4</sup>
- Rob Clark<sup>4</sup>

<sup>1</sup>Tokyo Electron Limited <sup>2</sup>Tokyo Electron Miyagi Limited <sup>3</sup>Tokyo Electron America, Inc. <sup>4</sup>TEL Technology Center, America, LLC

